mirror of
https://gitlab.cern.ch/wotsubo/endcap-sl-software-ri-generator.git
synced 2025-04-11 16:07:55 +09:00
Compare commits
2 commits
76595d0c92
...
8732afd297
Author | SHA1 | Date | |
---|---|---|---|
8732afd297 | |||
d0d5299101 |
2 changed files with 4 additions and 1 deletions
|
@ -38,5 +38,5 @@ thiserror = "2.0"
|
|||
vergen-gitcl = { version = "1.0", features = ["build", "cargo", "rustc", "si"] }
|
||||
|
||||
[features]
|
||||
bin = ["anyhow", "env_logger"]
|
||||
bin = ["anyhow", "env_logger", "flatmap"]
|
||||
flatmap = ["csv"]
|
||||
|
|
|
@ -15,13 +15,16 @@ struct Args {
|
|||
|
||||
#[derive(Debug, Subcommand)]
|
||||
enum Commands {
|
||||
/// Generate register interface code.
|
||||
Generate {
|
||||
/// Output directory.
|
||||
out: path::PathBuf,
|
||||
},
|
||||
/// Generate flattened register map in CSV.
|
||||
#[cfg(feature = "flatmap")]
|
||||
Flatmap {
|
||||
/// Flattened csv out path.
|
||||
/// Print to stdout by default.
|
||||
flatmap: Option<path::PathBuf>,
|
||||
},
|
||||
}
|
||||
|
|
Loading…
Add table
Reference in a new issue