mirror of
https://gitlab.cern.ch/wotsubo/endcap-sl-software-ri-generator.git
synced 2025-05-10 05:25:56 +09:00
Compare commits
No commits in common. "8732afd297c2ce628ac6f38e43a5d248beb9e875" and "76595d0c92ebb4ee9e2a25aeeaa53b787cb51468" have entirely different histories.
8732afd297
...
76595d0c92
2 changed files with 1 additions and 4 deletions
|
@ -38,5 +38,5 @@ thiserror = "2.0"
|
|||
vergen-gitcl = { version = "1.0", features = ["build", "cargo", "rustc", "si"] }
|
||||
|
||||
[features]
|
||||
bin = ["anyhow", "env_logger", "flatmap"]
|
||||
bin = ["anyhow", "env_logger"]
|
||||
flatmap = ["csv"]
|
||||
|
|
|
@ -15,16 +15,13 @@ struct Args {
|
|||
|
||||
#[derive(Debug, Subcommand)]
|
||||
enum Commands {
|
||||
/// Generate register interface code.
|
||||
Generate {
|
||||
/// Output directory.
|
||||
out: path::PathBuf,
|
||||
},
|
||||
/// Generate flattened register map in CSV.
|
||||
#[cfg(feature = "flatmap")]
|
||||
Flatmap {
|
||||
/// Flattened csv out path.
|
||||
/// Print to stdout by default.
|
||||
flatmap: Option<path::PathBuf>,
|
||||
},
|
||||
}
|
||||
|
|
Loading…
Add table
Reference in a new issue